I. INTRODUCTION

I N PINNED photodiodes (PPD) CMOS image sensors (CIS)
[see Fig. 1 (a) for a simplified cross-sectional view of a PPD pixel], the maximum output voltage swing can either be limited by the saturation of the readout electronics or by the PPD full well capacity (FWC). The FWC is defined as the maximum amount of charge that can be stored on the photodiode capacitance. Its evaluation and the accurate identification of the limiting parameters are of primary importance for the development and the optimization of these devices. Fig. 2 shows the mean output signal (Q out = V out /CVF, where CVF is the charge to voltage conversion factor) as a function of the photon fluence measured at increasing integration times with a four transistors PPD CIS for two constant photons fluxes ph1 and ph2 . The sets of integration times (T int ) have been chosen so that the total amount of photons N ph integrated at each step (N ph = ph × T int ) is the same for both curves. The figure also shows the evolution of the output signal resulting from the integration of the dark current (referred to as dark signal) at increasing integration times. Due to the extremely low dark current of the device, dark signal data have been acquired at 40°C. The discrepancy of the saturation level with the value measured at room temperature is less than 5%. As it can be observed, the FWC strongly depends on the illumination level, with almost a factor 2 between dark and light conditions. This striking result implies that the FWC cannot be defined unless the photon flux ph is specified. This FWC dependence on the photon flux is very rarely taken into account, even in recent studies on the FWC in PPD CIS [1] , [2] . The phenomenon has been partially addressed in [3] , where the FWC dependence on ph is justified by means of an analytical model based on the sub-threshold current I DS of the transfer transistor T G . This model is fairly consistent with experimental data when T G is depleted during integration, however it does not represent well the behavior of the FWC when T G is accumulated, which is a typical operating condition used to reduce the dark current and increase the FWC in some commercial products [1] , [4] . This letter presents a simple analytical model that describes the evolution of the FWC as a function of the pixel parameters, its experimental validation in the whole biasing range of T G during integration (reffered to as V LOTG ) and a few illustrations of the benefit of this simple model. Starting from the previous analysis, a new method for the estimation of the pinning voltage based on the full well level at equilibrium is proposed. To keep the model as simple as possible, substrate effects on the transistor threshold voltage V T and the voltage dependency of the PPD and the floating diffusion (FD) capacitances (respectively, C PPD and C FD ) have been neglected. The device tested in this letter is a 256 × 256, 4.5 μm-pitch pixel array, manufactured in a commercial 0.18 μm PPD CIS process, with a CVF of ≈ 70 μV/e − . All measurements (unless specified) have been made at room temperature, in steady state illumination conditions and with V LOTG = 0 V.
II. ANALYTICAL MODEL
The condition at which no more charge can be collected by the photodiode capacitance corresponds to the point on the diode I -V curve (Fig. 3) at which the total current is null 0741-3106/$31.00 © 2013 IEEE Fig. 2 . Mean output signal measured for two constant photons fluxes ph1 and ph2 at increasing integration times. The figure also shows the evolution of the dark signal at 40°C (the discrepancy of the saturation level with the value measured at room temperature is less than 5%).
(open circuit condition). Fig. 1(b) shows a schematic of the equivalent circuit of the PPD plus the reset transistor when the FWC condition is reached. In our model, we considered three main current contributions: the photocurrent I ph = η ph (with η an efficiency factor < 1), the sub-threshold current I DS of T G , and the intrinsic forward current of the photodiode I fw . At FWC condition, it yields
where I D0 = I D0 (W/L), with I D0 a technological parameter and W and L respectively, the width and the length of T G . V FW is the PPD voltage at full well, v th is the thermal voltage, n is the strong inversion slope factor of the transistor (which, for simplicity, will be considered n = 1) and I sat is the photodiode reverse current [5] . Generation and recombination processes within the depletion region of the PPD have been neglected. The FWC Q FW can be approximated as the product of C PPD and the maximum voltage swing across the PPD V PPDsat , which, as shown in Fig. 3 , can be estimated from the PPD pinning voltage V pin [6] and the PPD saturation voltage V FW
where V FW can be calculated from (1) as
Note that even at low photon fluxes the photodiode is in the forward region, thus V FW > 0. This implies that the maximum voltage swing across the PPD can be larger than the pinning voltage. The expression can be simplified for two biasing conditions depending on whether (a) T G is accumulated (I DS can be neglected) or (b) T G is depleted (the potential barrier between the PPD and the channel of T G is lowered, with Potential diagram of the PPD, T G and FD structure for T G accumulated (a) and depleted (b) illustrating the effect of the photon flux and V LOTG potential on the PPD FWC. FW eq represents the equilibrium FW level (no photo-generation and T G accumulated), FW 1 is the FW level when the sensor is illuminated (photo-generation of excess carriers) and T G is accumulated, while FW 2 is the FW level determined by the contribution of both the photo-generated excess carriers (which depends on the photon flux) and the transfer gate sub-threshold current.
consequent contribution of the sub-threshold current I DS )
At the equilibrium (i.e., under no illumination and with T G accumulated), the open circuit voltage V FW is null, hence the maximum voltage swing across the photodiode directly gives an estimate of the pinning voltage. From this simple model, we can easily infer the effects of the different parameters on the FWC depending on the biasing conditions of T G . In the whole biasing range of V LOTG , Q FW depends logarithmically on the photon flux and has a linear dependence on V pin and C PPD . When T G is depleted V LOTG and V T linearly affect the FWC by changing the height of the potential barrier between the PPD and the transfer transistor channel, resulting in an electron flow from the PPD to the FD. 1 The FWC dependence Fig. 5 . Mean output signal measured for three constant integration times T int at increasing photon flux. Since the FW level is increased by the increasing contribution of the photocurrent I ph = η ph , the curves never saturate. It can be observed that the behavior of the FWC is well fitted by a logarithmic curve. Fig. 6 . FWC as a function of V LOTG measured for two different photon fluxes. At V LOTG > V KneeTG , the FWC drops linearly with V LOTG , while at V LOTG < V KneeTG the FW level reaches a plateau. In both biasing conditions, the photon flux level adds an offset to the FWC. The FWC value presented here corresponds to the mean output signal (in e − ) Q out determined in the saturation regime (i.e., the saturation plateau in Fig. 2 ).
on the transistor parameters I D0 , W and L is logarithmic. To facilitate the understanding of the model, the effect of ph and V LOTG on the potential distribution within the device during integration is schematized in Fig. 4 . Fig. 5 shows the mean output signal as a function of the photon flux measured for three different integration times. As it can be observed, the curves never truly saturate since the FW level is continuously shifted because of the increasing photocurrent contribution (due to the increasing photon flux). As predicted, the FWC is well fitted by a logarithmic function. Fig. 6 shows the FWC [corresponding to the mean output signal (in e − ) Q out determined in the saturation regime] as a function of the biasing voltage V LOTG for two different photon fluxes. The results are once again consistent with the model, with a plateau when T G is accumulated and a linear drop when T G is depleted. The crossing from one operation mode to the other is indicated as V KneeTG , which corresponds to the point at which the transistor leakage current is compensated by the diode forward current.
III. EXPERIMENTAL VALIDATION
IV. CONCLUSION
A simple analytical model of the FWC of PPD CIS was presented. This model was consistent with experimental data both under equilibrium (dark) condition, non-equilibrium (illuminated) condition, and anti-blooming operating condition (V LOTG > V KneeTG ), thus it can be very useful to identify the phenomenon limiting the FWC in a particular regime. The effect of the off-state biasing condition of the transfer transistor on the FWC was shown and discussed. Note that the dependence on V LOTG was also addressed in [1] and [2] , but no analytical model was proposed to support the experimental evidence. This letter has demonstrated that the FW level also strongly depends on the photon flux, showing that at classical illumination conditions the FWC can be increased by a factor of 2 with respect to the value observed at equilibrium (the equilibrium full well capacity FWC eq ). This result is of primary importance for the characterization and the design of PPD CIS, since if the illumination level is not provided with a FWC value, large errors can be made in the evaluation of both the FWC and the parameters determined from the FWC. The proposed approach can be used as an alternative method to the one presented in [7] to evaluate the PPD pinning voltage. The FWC was described in steady state illumination conditions. The extension of this model to the description of the transient behavior of the FWC (such as the one reported in [2] ) will be discussed in a future work.
